

# Signal Integrity Issues for High-Speed Serial Differential Interconnects

Adviser : Prof. R. B. Wu

Speaker : 薛光華 (Guahg-Hwa Shiue)

NTUEE SI Lab.

JWITEE HS/HF Circuits EM Effect Lab.

guahwa\_shiue@seed.net.tw



guahwa\_shiue@seed.net.tw

G.H. Shiue

1

## Outline

- 1. Introduction
2. Properties of Differential Signaling
3. Differential Bend
4. Differential Delay Lines
5. Differential traces crossing slot
6. Optimized Decoupling Capacitor
7. Conclusions





guahwa\_shiue@seed.net.tw

G.H. Shiue

2

# 1. Introduction (1/3)



Eye Diagram



PCI Express, USB2.0, Serial ATA, 1394, etc.

LVDS ( Low Voltage Differential Signaling )



guahwa\_shiue@seed.net.tw

G.H. Shiue


# 1. Introduction (2/3)



Differential Delay Line

Differential Bend

Dual Differential Bend




guahwa\_shiue@seed.net.tw

G.H. Shiue




## 1. Introduction (3/3)


### Differential Pair crossing Slot



Signal layer



Power plane



guahwa\_shiue@seed.net.tw

G.H. Shiue

5



## Outline

1. Introduction
- ➔ 2. Properties of Differential Signaling
3. Differential Bend
4. Differential Delay Lines
5. Differential traces crossing slot
6. Optimized Decoupling Capacitor
7. Conclusions



guahwa\_shiue@seed.net.tw

G.H. Shiue



6





## Differential Signaling

**Differential signaling** (*odd-mode propagation*) implies that two traces in a microstrip or strip geometry are coupled and sourced with signals of equal-magnitude and 180°-phase-shift between them.

### odd-mode propagation



### even-mode propagation



guahwa\_shiue@seed.net.tw

G.H. Shiue


7



## Properties and Benefits of Differential Signaling

### **Properties :**

- **Switching** in differential signaling relies on the crossing of the signals in the two traces.
- The **virtual ground** provides an alternative reference.



- The **return current has two paths** back to the source, on the adjacent trace and on the reference plane.

### **Benefits :**

- **Large immunity** to reflection noise and signal attenuation.
- **EMI reduction** due to the cancellation of the magnetic field resulting from the opposing current flows.
- **Less susceptible** to external common mode noise.



guahwa\_shiue@seed.net.tw

G.H. Shiue

8



## Differential Impedance Calculation



	object3	object4
object3	66.991	13.369
object4	13.369	67.073



$$Z_0 = \begin{bmatrix} Z_{11} & Z_{12} \\ Z_{12} & Z_{22} \end{bmatrix}$$



$$Z_{\text{differential}} = 2 \times (Z_{11} - Z_{12})$$

$$Z_{\text{common}} = 1/2 \times (Z_{11} + Z_{12})$$

Simulation by Ansoft SI2D



$$Z_{\text{differential}} = 2 \times Z_{\text{odd}}$$



guahwa\_shiue@seed.net.tw


Ref: Per E. Fomberg, Mark Kanda, P. M. Malinda, and H. H. Stephen, "The impact of nonideal return path on differential signal integrity," *IEEE Trans. Electromagn. Comput.*, Vol. 44, pp.671-676, Feb. 2002.

G.H. Shiue

9



## Impedance vs. Trace Spacing





guahwa\_shiue@seed.net.tw

Ref: Thierauf, High-speed circuit board signal integrity.

G.H. Shiue

10




### Field Distribution of Differential Microstrip Line

Differential mode

E Field

H Field



guahwa\_shiue@seed.net.tw


G.H. Shiue 13

### Field Distribution of Differential Microstrip Line

Differential mode

E Field

H Field



guahwa\_shiue@seed.net.tw

G.H. Shiue 14



## Outline

1. *Introduction*
2. *Properties of Differential Signaling*
- ➔ 3. *Differential Bend*
4. *Differential Delay Lines*
5. *Differential traces crossing slot*
6. *Optimized Decoupling Capacitor*
7. *Conclusions*




Ref. : G.H. Shiue, W.D. Guo, and R.B. Wu, "Circuit modeling and noise reduction for bent differential transmission lines," *IEEE 13th Topical Meeting on Electrical Performance of Electronic Packaging*, pp. 143-146, Oct. 2004.

guahwa\_shiue@seed.net.tw

G.H. Shiue 15



## Practical Differential Bend Structures




guahwa\_shiue@seed.net.tw

G.H. Shiue 16



## Bent Coupled Transmission Line




NTU-EE  
SEAS  
JINTEE  
MEMO CHANG  
AN-THOR LAB

guahwa\_shiue@seed.net.tw

G.H. Shiue 17

## De-embedding Technique for Strongly Coupled Structures



$$\begin{bmatrix} \bar{V}_A \\ \bar{I}_B \end{bmatrix} = \begin{bmatrix} \bar{A} & \bar{B}_l \\ \bar{C}_l & \bar{D}_l \end{bmatrix} \begin{bmatrix} \bar{A}_D & \bar{B}_D \\ \bar{C}_D & \bar{D}_D \end{bmatrix} \begin{bmatrix} \bar{A} & -\bar{B}_l \\ -\bar{C}_l & \bar{D}_l \end{bmatrix}^{-1} \begin{bmatrix} \bar{V}_D \\ \bar{I}_D \end{bmatrix} \quad \left| \quad \begin{bmatrix} \bar{V}_A \\ \bar{I}_B \end{bmatrix} = \begin{bmatrix} \bar{A}_l & \bar{B}_l \\ \bar{C}_l & \bar{D}_l \end{bmatrix} \begin{bmatrix} \bar{A}_l & -\bar{B}_l \\ -\bar{C}_l & \bar{D}_l \end{bmatrix}^{-1} \begin{bmatrix} \bar{V}_C \\ \bar{I}_C \end{bmatrix}$$

NTU-EE  
SEAS  
JINTEE  
MEMO CHANG  
AN-THOR LAB

guahwa\_shiue@seed.net.tw

G.H. Shiue 18

## Simulation Setup

$W=1.3\text{mm}$ ;  $S=0.5\text{mm}$ ;  $H=1.5\text{mm}$ ;  $T=0.05\text{mm}$ ;  
 $\epsilon_r=4.3$ ;  $k_f=-0.3662$

$V_1 = +1V$   
 $t_r = 100\text{ps}$   
 $V_2 = -1V$

Coupled TX line  
 DUT (Differential bend)

**G.H. Shiue** 19

## Time Domain Simulation Results - Rise Time Effect



**common mode noise at receiver**

**reflected differential mode noise at sending end**

Voltage (Volt)  
 Time (ns)

— Rise Time=100ps  
 - - - Rise Time=50ps

**G.H. Shiue** 20





## Outline

1. *Introduction*
2. *Properties of Differential Signaling*
3. *Mixed-mode S-Parameter*
4. *Differential Bends*
- ➔ 5. *Differential Delay Lines*
6. *Differential traces crossing slot*
7. *Conclusions*



Ref. : W.D. Guo, G.H. Shiue, and R.B. Wu, "Comparison between flat spiral and serpentine differential delay lines on TDR and TDT," *IEEE 13th Topical Meeting on Electrical Performance of Electronic Packaging*, pp. 147-150, Oct. 2004.

guahwa\_shiue@seed.net.tw


G.H. Shiue 23



## Practical Differential Bend Structures



Differential Delay Line




guahwa\_shiue@seed.net.tw

G.H. Shiue 24





## Single Delay Lines

serpentine



flat spiral



Quantitatively, the magnitude of near-end and far-end crosstalk can be formulated as

$$V_{(\text{near end})} = \frac{V_{(\text{input})}}{4} \left( \frac{L_m}{L_s} + \frac{C_m}{C_s} \right)$$

$$V_{(\text{far end})} = -\frac{V_{(\text{input})} \times T_D}{2T_r} \left( \frac{L_m}{L_s} - \frac{C_m}{C_s} \right)$$




guahwa\_shiue@seed.net.tw

G.H. Shiue 25





## Differential Delay Lines

serpentine



flat spiral



$$V_2 = -V_1 \quad Q_2 = -Q_1$$

$$C_{s, \text{differ.}} = (C_{11} + C_{22} - C_{12} - C_{21}) / 2$$

$$L_{s, \text{differ.}} = (L_{11} + L_{22} - L_{12} - L_{21}) / 2$$

$$C_{m, \text{differ. to \#3}} = C_{31} - C_{32}$$

$$L_{m, \text{differ. to \#3}} = L_{31} - L_{32}$$

$$C_{m, \text{differ. to \#4}} = C_{41} - C_{42}$$


$$L_{m, \text{differ. to \#4}} = L_{41} - L_{42}$$



guahwa\_shiue@seed.net.tw

G.H. Shiue 26

## Time Domain Simulation Results



guahwa\_shiue@seed.net.tw

G.H. Shiue 27

## Outline

1. Introduction
2. Properties of Differential Signaling
3. Differential Bend
4. Differential Delay Lines
- ➔ 5. Differential traces crossing slot
6. Optimized Decoupling Capacitor
7. Conclusions

Ref.: G.H. Shiue, S.M. Lin, and R.B. Wu, "Reduction in reflections and ground bounce for signal line through a split power plane by using differential coupled microstrip lines," *IEEE 12th Topical Meeting on Electrical Performance of Electronic Packaging*, pp. 107-110, Oct. 2003.


guahwa\_shiue@seed.net.tw

G.H. Shiue 28



## Motivation(1/2)

- Slots are common in PCB or MLC
  - Split image planes for multiple power distribution
  - Isolated islands in power/ground plane to isolate a noisy or sensitive circuit from other circuits
- Signal lines crossing slots to communicate with other chips cause SI concerns:
  - Reflection due to the discontinuity in signal return path
  - Ground bounce between power and ground planes



Ref. : H. J. Liaw and H. Merkelo, "Signal integrity issues at split ground and power planes," *Proceedings of 46<sup>th</sup> IEEE Electronic Components and Technology Conference*, 1996, pp. 752-755.





guahwa\_smue@seed.net.tw

G.H. Shiue 29



## Motivation(2/2)

- Although ground bounce caused by a single slot coupling is only about 5% of input signal, the effects can not be ignored as multi-trace signal flows through the slot simultaneously.
- The slot induced bounce may result in significant coupled noise on distant quiet signal line with peak-to-peak noise voltage exceeding 15% of the input signal level.







Ref. : C. T. Wu, G. H. Shiue, S. M. Lin, and R. B. Wu, "Composite effects of reflections and ground bounce for signal line through a split power plane," *IEEE Trans. Adv. Packaging*, Vol. 25, pp. 297-301, May 2002.

guahwa\_shiue@seed.net.tw

G.H. Shiue 30



## Single Trace crossing Slot




guahwa\_shiue@seed.net.tw




G.H. Shiue 31



## Differential Pair crossing Slot





Coupling factor = 0.35



guahwa\_shiue@seed.net.tw

G.H. Shiue 32





The resultant slot voltage

w(mm)	s(mm)	coupling factor	$V_{gb}/V_{in}$ (%)
0.25	0.25	0.305	0.89%
0.38	0.50	0.180	1.71%
0.50	1.00	0.082	2.48%




guahwa\_shiue@seed.net.tw


G.H. Shiue 33

Simulation by Ansoft SIwave 3.0

### Noise Coupling by Slot (1/5)



Port 1




Port 2




guahwa\_shiue@seed.net.tw

G.H. Shiue 34


### Noise Coupling by Slot (2/5)




### Noise Coupling by Slot (3/5)



### Noise Coupling by Slot (4/5)



### Noise Coupling by Slot (5/5)





## Outline

1. *Introduction*
2. *Properties of Differential Signaling*
3. *Differential Bend*
4. *Differential Delay Lines*
5. *Differential traces crossing slot*
- ➔ 6. *Optimized Decoupling Capacitor*
7. *Conclusions*



Ref. : K.B. Wu, A.S. Liu, G.H. Shiue, C.M. Lin, and Ruey-Beei Wu, "Optimization for the locations of decoupling capacitors in suppressing the ground bounce by genetic algorithm," *Progress in Electromagnetics Research Symposium*, Hangzhou, Zhejiang, China, Aug. 2005.


guahwa\_shiue@seed.net.tw

G.H. Shiue 39



## Motivation


- In high-speed digital printed circuit board (PCB), noise may happen on the power bus due to a sudden change during the high-to-low or low-to-high transition.
- Simultaneous switching noise (SSN) may result in signal integrity and electromagnetic interference problems in high-speed system.



guahwa\_shiue@seed.net.tw

G.H. Shiue 40

## Cavity Model for Bare Board



$$Z_{ij} = j\omega L d \sum_{m=0}^{\infty} \sum_{n=0}^{\infty} \frac{\chi_{mn}^2}{ab(k_m^2 + k_n^2 - k^2)} \cos(k_m y_i) \cos(k_m x_j) \text{sinc}\left(\frac{k_m d y_i}{2}\right) \times \text{sinc}\left(\frac{k_m d x_j}{2}\right) \cos(k_n y_i) \cos(k_n x_j) \text{sinc}\left(\frac{k_n d y_i}{2}\right) \text{sinc}\left(\frac{k_n d x_j}{2}\right)$$

where  $k_m = m\pi/a$ ,  $k_n = n\pi/b$ ,  $k = \omega\sqrt{\epsilon_r \mu}$  and  $\begin{cases} \chi_{mn}^2 = 1 & \text{for } m=n=0 \\ \chi_{mn}^2 = 2 & \text{for } m=0 \text{ or } n=0 \\ \chi_{mn}^2 = 4 & \text{for } m \neq 0, n \neq 0 \end{cases}$


NTUEE  
SEAS  
JNTUEE  
NSRF  
NSRF  
NSRF

Ref.: M. Xu and T. H. Hubing, "Estimating the power bus Impedance of printed circuit boards with embedded capacitance," *IEEE Trans. Adv. Packa.*, Vol. 25, pp. 424-432, Aug. 2002.

guahwa\_shiue@seed.net.tw

G.H. Shiue 41

## Decoupling Capacitors Connected to Bare Board



$$V = \begin{bmatrix} V_1 \\ V_2 \\ \vdots \\ V_n \end{bmatrix} = \begin{bmatrix} Z_{dec,1} \cdot I_1 \\ Z_{dec,2} \cdot I_2 \\ \vdots \\ Z_{dec,n} \cdot I_n \end{bmatrix} = \begin{bmatrix} Z_{dec,1} & 0 & 0 & 0 & 0 \\ 0 & Z_{dec,2} & 0 & 0 & 0 \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ 0 & 0 & \vdots & \vdots & 0 \\ 0 & 0 & 0 & 0 & Z_{dec,n} \end{bmatrix} \begin{bmatrix} I_1 \\ I_2 \\ \vdots \\ I_n \end{bmatrix} = Z_{dec} \cdot I$$

$$I' = I_c + I \rightarrow I' = \frac{Z \cdot Z_{dec}}{Z + Z_{dec}} \cdot I = (Z^{-1} + Z_{dec}^{-1})^{-1} \cdot I = Z_m \cdot I$$

where  $Z_{dec} = \begin{bmatrix} Z_{dec,1} & 0 & 0 & 0 & 0 \\ 0 & Z_{dec,2} & 0 & 0 & 0 \\ 0 & 0 & \vdots & 0 & 0 \\ 0 & 0 & 0 & \vdots & 0 \\ 0 & 0 & 0 & 0 & Z_{dec,n} \end{bmatrix}$  is a diagonal matrix with  $i$ -th diagonal element  $z_{dec,i} = (1/j\omega C_i) + j\omega L_{ESL,i} + R_{ESR,i}$


NTUEE  
SEAS  
JNTUEE  
NSRF  
NSRF  
NSRF

Ref.: J. Choi, S. Chun, and M. Swaminathan, "Modeling and transient simulation of planes in electronic packages," *IEEE Trans. Adv. Packa.*, Vol. 23, pp. 340-352, Aug. 2000.

guahwa\_shiue@seed.net.tw

G.H. Shiue 42


## Block Diagram of Proposed Method Combined with Genetic Algorithm Optimizer




guahwa\_shiue@seed.net.tw

G.H. Shiue 43

## Optimal Result – with Parasitic Effect




input impedance



Structure parameter  
 $d = 40\text{mm}$ ,  $d_x = d_y = 30\text{mm}$ ,  
 $z = 30\text{mm}$ ,  $y = 30\text{mm}$ ,  $z = 4$   
 $x1 = 10$ ,  $y1 = 10$  (port 1),  
 $x2 = 70$ ,  $y2 = 70$  (port 2)

Order	Real Part	Imag Part	Phase
1st	0.1	0	90
2nd	0.1	0	90
3rd	0.2	0	90
4th	0.2	0	90
5th	0.2	0	90
6th	0.2	0	90
7th	0.2	0	90
8th	0.2	0	90
9th	0.2	0	90
10th	0.2	0	90



transfer impedance



guahwa\_shiue@seed.net.tw

G.H. Shiue 44



## Outline

1. *Introduction*
2. *Properties of Differential Signaling*
3. *Differential Bend*
4. *Differential Delay Lines*
5. *Differential traces crossing slot*
6. *Optimized Decoupling Capacitor*
- 7. *Conclusions*



guahwa\_shiue@seed.net.tw

G.H. Shiue 45



## Conclusions

- Differential signaling has become a popular choice for multi-gigabit digital applications, due to its low noise generation and high common-mode noise immunity.
- The dual coupled bend can be helpful for reducing the common mode noise, however the compensation becomes less effective if the length of coupled lines between the two coupled bends increases. .
- In case of differential serpentine and flat spiral delay lines where the crosstalk induced noise is greatly reduced.
- Using differential coupled microstrip lines flowing above a split power or ground plane can significantly reduce the effects of slot induced ground bounce and the reduction factor depends on the coupling factor.
- GA optimizer is proposed to deal with the problem of the optimal placement, value, and amount of decoupling capacitors.

***Thank you for your attendance !***



guahwa\_shiue@seed.net.tw

G.H. Shiue 46