




“EM-Circuit Co-Design Solution for High-speed Memory Applications”

Presenter:

Ansoft Corporation

EM-based Circuit Co-design Enables First-Pass Memory System Success

- Nexxim[®]: Co-Design Environment with IC chip, PCB module, Socket/Connector and System Board




Outline

- High Speed Memory System
 - First-Pass Memory System Success
 - Design Issues
- High Speed Memory System Analysis
 - SSN/Eye Analysis Example
 - Impedance Analysis Example (DDR3 RDIMM)
- Introducing: Memory system virtual test wizard
 - SSN/ Eye Diagram Analysis
- Summary




First-Pass Memory System Success

Achieve First-Pass high-speed memory system success with full channel simulation




Design Suite for High-speed Memory Applications


- Nexxim[®] : Design environment for memory systems
 - Frequency and time domain circuit analysis
 - Co-simulation and dynamic link
 - Optimization and Tuning



- SIwave[™] : PCB and Package EM analysis and modeling
 - S-parameter extraction for bus lines
 - Export SPICE sub-circuit (HSPICE or Full-wave s-element model)




- HFSS[™] : Connector and Socket EM analysis and modeling




High-speed Memory system

- Introduction : What is High-speed Memory ?




Design Issues: Speed

- Fundamental frequency increase => more SI/PI issues
(Mismatch, ISI, Cross-talk, EMI)




Design Issues: Power

Supply power decrease => more PI issues (Power Noise)



Design Issues at each part




DDR3 RDIMM
Cavity Resonance

Jitter
Skew
On-chip PDN

Lumped model ?
-> S-para. Based
model (freq.
depend. Factor)

Cavity resonance
Decap. tuning


EMI



High-speed Memory system





Design Issues : Board level - Via Stub effect




Via Stub Effect

Back Drilling :
remove the unused
portion of PTH






Design Issues : Board level - Via Pad size effect



Pad Size Effect : Capacitive


Pad-stripping




Design Issues : 3D Interconnection

- 3D interconnects are critical for high-speed design



Connector,
Socket



Cable




Cable Launch




Design Issues: Wide data buses SSN/SSO

- Power/Ground SSN will cause:
 - Logic failure, Timing delay/skew, Coupling to signal line, EMI
- How to analyze the complex Power/Ground plane ?



Design Issues: SSN coupling to signal line



I_d : I/O Driver Current


SSN coupling to signal via
(reference changing via)

SSN coupling to signal trace
(strip line)




Design Issues: Termination scheme

- SSTL18: Stub-Series Terminated Logic for 1.8 Volts (DDR2, JEDEC interface standard)
 - SSTL18 specifies 13.4mA into a 25 Ω load
 - t_s is the minimum time interval within which a valid signal must meet $V_{IH(AC)}$ or $V_{IL(AC)}$



$V_{IH(AC)} : 1,150mV (V_{REF} +250mV)$
 $V_{IH(DC)} : 1,025mV (V_{REF} +125mV)$
 $V_{REF} : 900mV$
 $V_{IL(DC)} : 775mV (V_{REF} -125mV)$
 $V_{IL(AC)} : 650mV (V_{REF} -250mV)$




Typical driver environment for SSTL18

DDR2 SSTL18 dc and ac Input Logic Levels



FWS model for bus channel


- FWS model : SPICE model ensures wide band accuracy (Full Wave)
- S-parameter model vs. HSPICE format model from Slwave FWS export




Frequency dependent parameter

Have to consider :

- Conductor loss
 - Skin Effect
- Dielectric constant and loss
 - Djordjević-Sarkar model



$$\begin{aligned}\varepsilon(\omega) &= \varepsilon'(\omega) + j\varepsilon''(\omega) \\ &= \varepsilon_{\infty} + \frac{\Delta\varepsilon}{\ln(\omega_B/\omega_A)} \ln\left(\frac{\omega_B + j\omega}{\omega_A + j\omega}\right) + \frac{\sigma}{j\omega\varepsilon_0}\end{aligned}$$



Frequency dependent models are default in Slwave



High-speed Memory system Analysis Example


SSN/Eye Analysis Example



SSN/Eye Analysis Example


- Xilinx Virtex5 ML523 Board [1]
- Micron DDR2 Memory [2]

Drawing Extents...
Clip Design...
Color Scale...
Pin Groups...
IC Die Network...
Validation Check...



Xilinx Virtex5 ML523 Board

Clip Design in Slwave





Region for SSN/Eye Analysis




SIwave FWS Export

- S-Y-Z-parameter setup
 - Discrete 0~5GHz, 501 point sweep for transient analysis
- Full Wave SPICE Sub-circuit setup
 - HSPICE format




SSN results and Jitter noise by SSN

- Vdd tolerance SPEC : $\pm 100\text{mV}$




SSN coupling to signal

- Switching noise coupling to signal





DQS Lines Skew Analysis Results

- Skew Analysis results for DQS0-7
 - DQS3 line show larger skew than others



Skew Analysis Results

Why DQS3 line show large skew than others ?




DQS3 net has 2 more vias




DQS, DQ Line Timing and Slew Rate Analysis


- DQS, DQ point-to-point connection:
 - Controller IC Package – Via – Line – Via – R_s – Via – Line – Via – SDRAM Package
 - Driver and Receiver buffer model , C_{comp} , L_{pkg} , R_{pkg} , C_{pkg}



Nexxim IBIS buffer model :
Controller IC Input/Output




DDR2 PKG and
buffer model





DQS, DQ Line Timing and Slew Rate Analysis

- Nexxim Schematic for DQS, DQ lines timing and slew rate analysis




Timing and Slew Rate Analysis

- t_{DS} : Data setup time , t_{DH} : Data hold time
- Slew rate rising signal = $[V_{REF(DC)} - V_{IL(DC)MAX}] / \Delta TR$
- Slew rate falling signal = $[V_{IH(DC)MIN} - V_{REF(DC)}] / \Delta TF$
- Slew rate load : 25ohm between Vout and VTT




Nexxim Eye Diagram Plot




Transient Result


Unit Interval
 $= 0.5T_r + PW + 0.5T_f$



Cut and Fold
 (2 unit interval)




Eye Diagram






Plotting Range

■ Eye Plotting Range of Transient Results




Add Eye Mask

- Eye Mask
 - Edit Eye Mask
 - Export/ Import Mask file




Nexxim Eye Diagram Plot



Add Eye Measurements

- All Eye measurements can be displayed



High-speed Memory system Analysis Example

Impedance Analysis Example
(DDR3 RDIMM)




DDR3 Memory Module PDN

- Power Distribution Network Design for DDR3 memory module
 - Should be considered with Main board PDN impedance
 - Should meet the Vdd noise SPEC : $\pm 75\text{mV}$ ($V_{\text{dd}}=1.5\text{V}$)
 - Vdd noise is transferred to Vref
 - Need Freq. domain optimization (de-cap. Tuning) with P/G Impedance Plot



DIMM Decoupling Capacitor

- DIMM decoupling capacitor :
 - Affect at range of ~150MHz




Impedance profile for DDR_VDD nets



DDR3 RDIMM PDN Analysis

- Mother board PDN can be modeled by equivalent Capacitor which has series R/L



What If ? De-Cap. Change

The image displays a workflow for changing a capacitor in an S-parameter model. It features three main windows:




- S-parameter Component Management Dialog (Top):** Shows the 'Component Type' set to 'Capacitors'. The 'Global Database' lists various Samsung capacitors. A blue dashed arrow labeled 'Mouse drag' points from the 'CL05A104K05N1NC' capacitor in the Global Database to the 'CAP_0402-0.1UF,+/-10%' capacitor in the 'Local Part Numbers' list. A blue arrow points from the text 'VDD decoupling Capacitor (32EA)' to the selected capacitor in the Local Part Numbers list.
- S-parameter Component Management Dialog (Bottom):** Shows the same dialog after the change. The 'Local Part Numbers' list now contains: CAP_0402-2200PF,+/-10%, CAP_0402-5.6PF,+/-5%, CAP_0603-4.7UF,+/-20%, and RLC_XYZ_C. The 'CAP_0402-0.1UF,+/-10%' capacitor is highlighted in blue.
- Component Properties (Left):** Shows the properties for the selected capacitor: Manufacturer: Samsung, Series: 0402, Type: CL05A104K05N1NC, S-Parameter Model Frequency range: 1MHz -> 6000MHz, Series Capacitance: 1E-007 Farads, Series Inductance: 7.842E-010 Henrys, Series Resistance @ 100MHz: 0.0212222 Ohms.

A PCB layout is shown in the background with various capacitors labeled (C2, C4, C5, C8, C10, C14, C15, C36, C37, C38, C46, C50, C54, C55, C57, C59, C60, C62, C64, C66, C86). A blue arrow points from the text 'VDD decoupling Capacitor (32EA)' to the capacitor C38 on the PCB.

What If ? De-Cap. Change

■ De-Cap. Tuning

- Case1 : 0.01uF (34EA, VDD De-cap.)
- Case2 : 0.1uF (34EA, VDD De-cap.)
- Case3 : 0.47uF (34EA, VDD De-cap.)




Introducing: Memory System Virtual Test Wizard

(Ansoft PCB Design Suite Wizard)





APDS Wizard Demo

SSN & Eye-Diagram
for High Speed Memory Data Bus



Simulation Target

Memory Controller




DDR2 Memory

Checking data Lines: Controller IC-to-DDR2 Memory


→ it's a critical path for High-Speed Memory




Previously ...




1. PCB S/Y/Z parameter Simulation
SPICE Model Extraction




2. Import SPICE model
Assign port name at each pin




3. Apply package models..
Check up IBIS files..
Set up IBIS buffer models..



4. Copy & paste & modify...
repetition, repetition ...



5. Assign Vdd & GND...
Attach voltage probe...
Routing...



6. Setup simulation....
Analyzing....
make Report....

➔ Previously, these steps were completed **manually**.




Huk.. Huk..



And..

**It's an
Old Type !**



Now!



“ What you have to check up ”

PCB Layout


JUMP UP!

“ What you want ”

Simulation Result




Automation using APDS Wizard



FIRST-PASS SYSTEM SUCCESS
APPLICATION WORKSHOPS FOR HIGH-PERFORMANCE ELECTRONIC DESIGN

Automation Process



**Save Time,
Eliminate Steps!**




Automation!

Using VBscript & Visual Basic



What is VB Script?



- All Design Processes can be reproduced and modified by Visual Basic Script

IBIS Model

Inductor

Resistor

Capacitor

GND1

GND2

```

Array("NAME:ComponentProps", "Name:=", "IbisInput4", "Id:=", _
"5", Array("NAME:CellLayerMerger", "DrawLayers:=", Array("Measures:Measures", _
"Rats:Rats", "Errors:Errors", "Symbols:Symbols"))), Array("NAME:Attributes", "Page:=", _
1, "X:=", -0.01016, "Y:=", 0.00508, "Angle:=", 0, "Flip:=", false)

oEditor.CreateComponent Array("NAME:ComponentProps", "Name:=", "IND_", "Id:=", "6", Array("NAME:CellLayerMerger", "DrawLayers:=", Array( _
"Measures:Measures", "Rats:Rats", "Errors:Errors", "Symbols:Symbols"))), Array("NAME:Attributes", "Page:=", _
1, "X:=", -0.01778, "Y:=", 0.00508, "Angle:=", 0, "Flip:=", false)

oEditor.CreateComponent Array("NAME:ComponentProps", "Name:=", "Res_", "Id:=", "7", Array("NAME:CellLayerMerger", "DrawLayers:=", Array( _
"Measures:Measures", "Rats:Rats", "Errors:Errors", "Symbols:Symbols"))), Array("NAME:Attributes", "Page:=", _
1, "X:=", -0.02794, "Y:=", 0.00508, "Angle:=", 0, "Flip:=", false)

oEditor.CreateComponent Array("NAME:ComponentProps", "Name:=", "Cap_", "Id:=", "8", Array("NAME:CellLayerMerger", "DrawLayers:=", Array( _
"Measures:Measures", "Rats:Rats", "Errors:Errors", "Symbols:Symbols"))), Array("NAME:Attributes", "Page:=", _
1, "X:=", -0.03302, "Y:=", 0, "Angle:=", 4.71238898038469, "Flip:=", false)

oEditor.CreateGround Array("NAME:GroundProps", "Id:=", 18), Array("NAME:Attributes", "Page:=", _
1, "X:=", -0.03302, "Y:=", -0.00762, "Angle:=", 0, "Flip:=", false)

oEditor.CreateGround Array("NAME:GroundProps", "Id:=", 23), Array("NAME:Attributes", "Page:=", _
1, "X:=", -0.01016, "Y:=", 0, "Angle:=", 0, "Flip:=", false)

oEditor.CreatePagePort Array("NAME:PagePortProps", "Name:=", "pageport_0", "Id:=", _
28), Array("NAME:Attributes", "Page:=", 1, "X:=", -0.04064, "Y:=", 0.00508, "Angle:=", 0, "Flip:=", false)


oEditor.CreateWire Array("NAME:WireData", "Name:=", "", "Id:=", 32, "Points:=", Array( _
(-0.040640, 0.005080), (-0.033020, 0.005080))), Array("NAME:Attributes", "Page:=", 1)
    
```

PagePort

Wire



Port Assignments on PCB Line



1. **Import** layout data & component information to Slwave
2. Just **Select PCB lines** to simulate.
→ Slwave will automatically generate the ports

That's ALL that you have to do...



APDS Wizard

APDS Wizard
File · Help · About

STEP 1 : SIW Loading
SIW prj : d:\temp\WML523_PCB_v2_clipped_spara_501p.siw [Read] Bit Signal : 800 Mbps = 1.25 ns (Pulse Width)

STEP 2 : IBIS model Setup

Driver	Component	Model Selector	Model
d:\temp\virtex5.ibs [Read]	VIRTEX-5 [Component info]	All [info]	SSTL18_II [Automatch] ibisIO8
d:\temp\wu26a_800.ibs [Read]	MT47H16M16BG-3_25 [Component info]	DQ [info]	DQ_FULL_800 [Automatch] ibisIO8

STEP 3 : PORT ASSIGN


Open

Driver	Power	Term	Vtt Term
<input checked="" type="checkbox"/> DDR_D0_U1-F29 <input checked="" type="checkbox"/> DDR_D1_U1-E29 <input checked="" type="checkbox"/> DDR_D10_U1-R27	<input checked="" type="checkbox"/> U1_U1_VCC1V8_Group_U1		Vtt = 0.9 V Rt = 25 Ω
Receiver	GND	Additional Term	RC Term
<input checked="" type="checkbox"/> DDR_D0-R_U11-G8 <input checked="" type="checkbox"/> DDR_D10-R_U11-D7 <input checked="" type="checkbox"/> DDR_D11_U1-R26		<input type="checkbox"/> DDR_D0-R_U11-G8 <input type="checkbox"/> DDR_D10-R_U11-D7 <input type="checkbox"/> DDR_D11_U1-R26	Rt = 40 Ω Ct = 100 pF
VRM	R Term	Vdd = 1.8 V	Rt = 50 Ω
<input type="checkbox"/> VCC1V8			

[SIwave] S/Y/Z parameter Analysis [Nexxim] Schematic Generation
 [SIwave] HSPICE Export [Nexxim] SSN/Transient Analysis
 Automatic Nexxim Launching [Nexxim] Eye Diagram Analysis

Transient Setup
Step : 0.1 ns
Stop : 20 ns


Start



You don't need simulation skill.
Just Use.




Step #1 – SIW Loading



1. Load the Slwave file with pre-assigned ports

2. Input the data speed of memory
→ to decide the sweep range of S parameter simulation



3. Check this option for S parameters simulation & SPICE extraction using Slwave



Step #2 – IBIS File Analysis

STEP 2 : IBIS model Setup

	Component	Model Selector	Model
Driver :	<input type="text" value="D:\temp\virtex5.ibs"/> <input type="button" value="..."/> <input type="button" value="Read ▶"/>	<input type="text" value="VIRTEX-5"/> <input type="button" value="Component info"/>	<input type="text" value="N/A"/> <input type="button" value="Automatch"/> <input type="text" value="SSTL18_II"/>
Receiver :	<input type="text" value="D:\temp\u26a_800.ibs"/> <input type="button" value="..."/> <input type="button" value="Read ▶"/>	<input type="text" value="MT47H16M16BG-3_25"/> <input type="button" value="Component info"/>	<input type="text" value="DQ"/> <input type="button" value="Automatch"/> <input type="text" value="DQ_FULL_ODT50_800"/>
			Buffer type : ibisIO8
			Buffer type : ibisInput4

APDS wizard contains **Intelligent IBIS file Analysis Engine**

Major functions of IBIS file Analysis Engine

- Extract all **package models** (Components) at each pin.
- Extract **Typical & Min & Max R/L/C parasitic** for each component
- **Model selector** listing & auto-mapping with models
- Extract all model information such as **model_type**, VDD/GND **clamp**...
- Automatic composite **IBIS buffer model name** for Nexxim at each model
- **Intelligent Handling** for IBIS file with off-standard format (IBIS rule check engine)



Step #2 – IBIS File Analysis

IBIS file path Component (Package Model) Model Selector Model name

Driver :

- MT47H64M4BP-3_25
- MT47H64M4BP_CLP-3_25
- MT47H32M8BP-3_25
- MT47H32M8BP_CLP-3_25
- MT47H16M16BG-3_25
- MT47H16M16BG_CLP-3_25

- RDQS#
- DM_RDQS
- DM
- DQ
- DQS#

- DQ_FULL_800
- DQ_FULL_ODT50_800
- DQ_FULL_ODT75_800
- DQ_FULL_ODT150_800
- DQ_HALF_800
- DQ_HALF_ODT50_800
- DQ_HALF_ODT75_800
- DQ_HALF_ODT150_800


Click!

IBIS file Analysis

**Just select what you need!
Components, Model Selector, Model**



Step #2 – IBIS File Analysis



Model type generation
for Nexxim simulation

When a model name is selected ,
IBIS file analysis engine checks the model_type & clamp condition of that pin in the IBIS file
and then composes the model type for the Nexxim simulation at the same time.

Ex) pin model : **SSTK18_II**

Model_type in IBIS file : I/O

Clamp : exist at VDD & GND node


→ Needs **I/O with Clamp** type buffer.

→ automatically generate model name "**ibisIO8**" for IBIS model of Nexxim



Step #2 – IBIS File Analysis

IBIS File Information




Main information of the IBIS file is presented in the APDS wizard

Component description, package models, model type, signal name of each pin ...

Note: Don't open & read IBIS file with text editors such as Notepad, VI, etc. ☺



Step #3 – Port Assignments



1. When you read Slwave file(*.siw) ,
All PCB ports will load to Open Port List


2. You can move ports to any port list from open port
by clicking **Get** Button

Very Simple & Easy



Step #3 – Port Assignments

All ports in each list can be checked at once by clicking the port name (toggle)




3. Return the ports to open port list by clicking “ < ” button

4. Select termination type

5. If it's needed, add external termination to all receiver ports by clicking the “Copy from Receiver” button once.



Step #3 – Port Assignments



Auto Probing


Check the box adjacent to any port whose voltage is to be plotted. A probe will appear next to all selected ports.



Step #3 – Port Assignments

Automatch


Just 1 Click!



The **Automatch** option will assign all Driver & Receiver ports at once, by checking the **Slwav7** port name and pin name in the IBIS file.



Last Step – Optional Setting




1. Select function to automate.

2. Setup simulation conditions.



3. Run!

All Systems Go !





Wizard Start!

2. SPICE Model Import



- PCB Line S/Y/Z Simulation
SPICE model Extraction

AUTOMATIC!




4. Transient Simulation & Report

3. Schematic Generation



Automatic Schematic Generation




Too many ports,
Very complex circuit,
Different package model at each pin ...

It doesn't matter!

Simply watch the animation of the schematic being generated 😊



IBIS models in NEXXIM



APDS Wizard can generate a schematic
for any IBIS model type in NEXXIM
using the **Adaptive Schematic Generation Engine**.




R/L/C Package models

It's very important at high speeds to apply accurate package models.

However, individually assigning different R/L/C parasitics to each pin/port is time consuming & prone to error.



Now, the APDS Wizard allows R/L/C parasitics to be applied **rapidly and accurately.**




Note: If the IBIS file doesn't have exact parasitic information for each pin, the APDS Wizard will extract **typical** parasitic values from the IBIS file and will automatically apply these to all R/L/C components.



Simulation Result - SSN



Eye-Diagram





Automatic Simulation & Eye-Diagram Report




Summary

- EM-based circuit co-design

- Through examples, it was shown how simulation technology may be used to address several current, high-speed memory design challenges and, ultimately, to identify optimal first-pass designs. Specifically, we focused on:
Signal noise analysis : Jitter, Eye-Diagram : Power noise : SSN



- The Ansoft PCB Design Suite Wizard for Eye/SSN analysis was introduced.



References

- [1] UG225 (v1.1) August 6, 2007, ML52x user guide, www.xilinx.com
- [2] Micron *DDR2 SDRAM* data sheet,
<http://download.micron.com/pdf/datasheets/dram/ddr2/256MbDDR2.pdf>
- [3] Hynix *DDR2 SDRAM* data sheet,
[http://www.hynix.co.kr/datasheet/pdf/dram/HY5PS124\(8_16\)21C\(L\)FP\(Rev0.6\).pdf](http://www.hynix.co.kr/datasheet/pdf/dram/HY5PS124(8_16)21C(L)FP(Rev0.6).pdf)
- [4] Tom Granberg, “Handbook of Digital Techniques for High-speed Design”, Prentice Hall, pp. 156-160 and Part 3.

