

# WORLDWIDE WORKSHOP 2002>>>

Power Integrity and Ground Bounce Simulation of High Speed PCBs

# Agenda

### Power Integrity Design Flow

for xDSM Board for Fiber Optic/Broadband Wireless Network

- Resonance on Power/Ground planes cavity
- Concept of Target Impedance
- The Effect of Decoupling Capacitors on Impedance of PDS
- Full-Wave Spice Model for Power/Ground Planes Using SIWave
- Ground Bounce Waveform Simulation Using Full Wave Spice
- Siwave Simulation v.s. Ansoft HFSS/Measurement




# Questions need answers on power integrity design of multi-layers PCB

- Q1 : How to layout power/ground plane's structure?
- Q2 : How to place IC chips?
- Q3 : How to select decoupling capacitors?
- **Q4 : How to place the decoupling capacitors ?**
- Q5 : How many decoupling capacitors are needed?
- **Q6 : What happen on Ground Bounce Voltage?**




## An xDSM Board for Fiber Optic/Broadband Wireless Network!



#### **Board Implementation**

PI Design Goal: Less than 5% Power/Ground Bounce of Supply Voltage.

## Layer stack up and components arrangement on xDSM Board



## **Answers for**


- Q1 : How to layout power/ground plane's structure?
- Q2 : How to place IC chips?

**Basic Concept :** 


- **1.Resonant Mode Voltage Distribution**
- **2. IC chips as current sink sources**



## **Pre-Layout and Compute Resonant Modes**



## **Resonant Modes and Surface Voltage**



# How to Place IC ?


In this case, we have IC chip which draw 2Amp at 0.2 ns.

If we plan to place this IC at the center of the board (5500,3600)mils.

According to the previous resonant modes surface voltage distribution and location of IC, we can easily predict that <u>only 1.0730, 1.63959 and 1.9600 GHz</u> resonant modes will be excited!



### Physical Probe Voltages Frequency Response when IC Chip Draw Current



## **Answers for**

Q3 : How to select decoupling capacitors?

**Q4** : How to place the decoupling capacitors ?

**Q5** : How many decoupling capacitors are needed?

**Q6 : What happen on Ground Bounce Voltage?** 

**Basic Concept :** 

**1. The Impedance of Plane due to different structures** 


2. IC Power/Ground terminal pair as port

3. The Target Impedance


4. The Effect of Decoupling Capacitors on PDS

5. The Non-Ideal Effect of Decoupling Capacitors


## **Basic Requirement : Target Impedance of PDS**



- 1. The Impedance looks into PDS at the device should be kept low over a broad frequency range (from DC to several harmonics of clock frequency)!
- 2. The Desired Frequency Range and Impedance Value is called Target Impedance.
- 3. Target impedance goal is set with the help of allowable ripple on the power/ground plane over a specified frequency range.




## **Target Impedance Calculation**




Target Impendence is the goal that designer should hit !!!




# Low Plane Impedance will minimize Reflective SSN







## **Compute Bare Board S-, Y-, Z-Parameters**



## **Bare Board parallel resonant frequencies from S Parameter**




## Impedance Comparison for IC at (5500,3600) and (7000,3600) mils



0101010101010


18

## Simulate the effect of dielectric thickness on Plane Impedance



# Simulate the effect of dielectric constant<sup>20</sup>

#### Er 8.4->4.2->2.1



**ANSOFT** CORPORATION

0101010101010101

## **4 Layers Power/Ground Planes Structure**

#### (11000,7200) mils

p/g plane size 11x7.2 inches

(0,0) mils

#### Ground 1.4 mils (copper)

FR4 ER=4.4 loss tangent=0.02

Substrate 23.98 mils

Power 1.4 mils (copper)

FR4 ER=4.4 loss tangent=0.02

Substrate 23.98 mils


Power 1.4 mils (copper)

FR4 ER=4.4 loss tangent=0.02

Substrate 23.98 mils

Ground 1.4 mils (copper)

#### **Compare Impedance for 2/4 layers**



21

# **Function of Decoupling Capacitors**


- 1. Supply current bursts for fast switching circuit (PDS issue)
- 2. Lowering the impedance of the power delivery system and preventing energy transference from one circuit to another (PDS issue)
- 3. Provide AC connection between power and ground planes for signal return current
- 4. Controlling EMI




## The Non-Ideal Effect Analysis of De-Coupling Capacitor using Ansoft Full Wave Spice

#### **De-Coupling Capacitor Impedance for Different ESL**

0101010101010




# ESR effect on Decoupling Capacitors



1010101010101010

## Parallel Same Capacitance De-Coupling Capacitors Impedance



101010101010101

## Parallel Skew(different Capacitance) De-Coupling <sup>26</sup> Capacitors Impedance




01010101010

1010101010


# Physical High Frequency Capacitors Characteristics

- 1. High frequency ceramic capacitors are an increasingly important part of the PDS.
- 2. Calculations for the number of capacitors necessary to maintain a target impedance are made in the frequency domain.
- 3. NPO capacitors have the lowest ESR and best temperature and voltage properties, but are only available up to a few nF.
- 4. X7R capacitors have reasonable voltage and temperature coefficients and are available from several nF to several uF.
- 5. X5R is similar to X7R, but with reduced reliability and are being extended to 100uF.
- 6. Y5V dielectric is used to achieve high capacitance values, but has very poor voltage and temperature characteristics.


# Calculate the required min. capacitance value at 1MHz



# **Caparray\_1 and its impedance**



# Effect of caparray\_1 on board Impedance analysis



## Time Domain Power/Ground Bounce Waveform w/ Caparray\_1



100101010101010


0101010101010

Power/Ground Bounce Waveform not within 5%(3.3V)!!! Need More Decaps


Add More Caps

Caparray\_2


## Add Caparray\_1 and \_2 decoupling capacitors




### Plane Impedance w/ Caparray\_1 and Caparray\_2




### Time Domain Power/Ground Bounce Waveform w/ <sup>34</sup> Caparray\_1+\_2



## Add the caparray\_1+\_2+\_3



## Caparray\_1 vs Caparray\_1+\_2 vs Caparray\_1+\_2+\_3 Impedance



36

#### Time Domain Power/Ground Bounce Waveform w/ Caparray\_1+\_2+\_3




10101010101010

0101010101010101

**ANSOFT** CORPORATION

37


### **Positions of the Decoupling Capacitors and IC**




0101010101010101

101010101010101


### **Export Full-Wave-Spice-Model for PCB Plane**



# Current sink and Power/Ground Bounce Voltage at IC(4,3)



## **Schematic with Total decaps**




1010101010101


010101010101

### IC(4,3) Impedance value for w/wo decap\_gp

42



#### Current sink and Power/Ground Bounce Voltage on IC(4,3)



### Power Integrity Design Flow using Full-Wave field solver (Ansoft Slwave)

#### **STEP1 : Resonant modes**

- 1.1 Pre-layout PDS's power/ground plane structures(Layer stack-up, Materials, Shapes) to make the inherent natural resonant modes (usually first) not occur with the target impedance required band-width or in the higher band.
- 1.2 Preview the voltage distribution of the resonant mode, avoid to place ICs which draw large currents near the resonant' voltage peaks/dips. The reason is when the source is closer to the peaks/dips it is easier to excite the resonant modes.

#### **STEP2 : Frequency Sweep**

2.1 Probe voltage

Replace the IC with current sources around their layout placement location, at the same time, put voltage probes on the desired locations to test that locations' voltage frequency response. In the voltage frequency response, the frequencies of voltage peaks will show which resonant mode has been excited.

#### 2.2 Surface voltage

Based on the voltage peak frequencies, plot the surface voltage distribution on that frequency, place the required decoupling capacitor on the voltage peaks/dips location (how to place decoupling capacitors)

## Power Integrity Design Flow using Full-Wave field solver (Ansoft Slwave) cont'd

STEP3 : S,Y, Z Parameters (include export Touchstone SNP file)

- 3.1 Compute/plot one port (IC location) Z parameter (usually log-log scale in Hz) From the Z frequency response, figure out the required "total capacitance, parasitic inductance and ESR" which should contributed by the physical capacitors (this will determine the required size of decoupling capacitors)
- 3.2 Use embedded Ansoft Full-Wave Spice to investigate the physical de-coupling capacitor effect (resonant, ESL and ESR, parallel skew etc.)
- 3.3 From the actual AC sweep response to select the required capacitors which should meet the total required "R/L/C value"
- 3.4 Place the capacitor on different locations to check the path inductance effect (this will determine the location of the de-coupling capacitors)
- 3.5 Use multi-ports Z parameter to check the trans-impedance
- 3.6 Use multi-ports S-parameters to investigate the signal transmission and coupling
- STEP4 : export Full-Wave SPICE model and Spice simulation

Use Spice (e.g. Ansoft Full-Wave Spice) to simulate the supply voltage


fluctuation, simultaneously switching noise in time domain

# **Examples Involving Measured Data**


## With Comparisons to **SIwave**




#### **HFSS vs. Slwave simulation**



# CHTTL Test Board for mixed-signal design with a split power plane



# **Four Layer PCB Power Integrity**




Setup for 25 Decaps in Slwave


1010101010101

01010101010


- Examine S21 for board with and without Decoupling Capacitors
- Compare Measurement data to Slwave data
- Four 0.000138" copper layers
- Three 0.04" FR-4 layers
- Ports and Capacitors between layers 2 and 4



Transmission from Center to Corner of Board w/25 Decoupling Capacitors (0.01 uF)




# **DC Power Bus**



- Examine S21 for board with a shorting pin
- Compare Measurement data to Slwave data
- Two copper layers
- One 44 mil FR-4 layer
- Ports and Capacitors between layers 2 and 4

0101010101010101


101010101010101




# **Power Island with PEC Bridge**

10101010101010

0101010101010



- Examine S21 for boarc with a square (3x3cm) power island
- Compare Measuremen data to Slwave data
- Two copper layers
- One 45 mil FR-4 layer



# Conclusions

•The PI Flow to make the impedance of PDS meet the target impedance using Ansoft SIWave already been shown.

- •This Flow can used in post layout analysis to get the optimum decoupling capacitors and save money.
- •Meet the PI target will help to reduce the SSN and SI Issues.
- •The approach of Lumped and T-cell no longer valid due to the wave effect dominant on higher-speed.
- •Ansoft Slwave use Full-Wave EM Technology to take account the wave effect on PDS and meet the future high speed requirement.
- •Slwave simulation agree with HFSS/Measurement.
- •Slwave provides an fast and easy design/analysis flow to meet Power Integrity and prevent under/over design condition.