



# EMPOWERING PROFITABILITY

WORLDWIDE WORKSHOP 2002>>>

Power Integrity and Ground Bounce  
Simulation of High Speed PCBs

# Agenda

- **Power Integrity Design Flow**

for xDSM Board for Fiber Optic/Broadband Wireless Network

- Resonance on Power/Ground planes cavity
- Concept of Target Impedance
- The Effect of Decoupling Capacitors on Impedance of PDS
- Full-Wave Spice Model for Power/Ground Planes Using SIWave
- Ground Bounce Waveform Simulation Using Full Wave Spice

- **Siwave Simulation v.s. Ansoft HFSS/Measurement**



# Questions need answers on power integrity design of multi-layers PCB

**Q1 : How to layout power/ground plane's structure?**


**Q2 : How to place IC chips?**

**Q3 : How to select decoupling capacitors?**

**Q4 : How to place the decoupling capacitors ?**

**Q5 : How many decoupling capacitors are needed?**



**Q6 : What happen on Ground Bounce Voltage?**



# An xDSM Board for Fiber Optic/Broadband Wireless Network!

## Application:


- For Fiber Optic and Broadband Wireless Network System.
- 256QAM/OFDM- 5 Times Larger Bandwidth Efficiency than On/Off Key.



**Board Implementation**

**PI Design Goal:**  
**Less than 5% Power/Ground Bounce of Supply Voltage.**

# Layer stack up and components arrangement on xDSM Board



(11000,7200)mils  
p/g plane size 11x7.2 inches

(0,0) mils

Ground 1.4 mils (copper)  
Substrate 23.98 mils  
FR4 ER=4.4 loss tangent=0.02  
Power 1.4 mils (copper)



## Answers for

Q1 : How to layout power/ground plane's structure?

Q2 : How to place IC chips?

### Basic Concept :



1. Resonant Mode Voltage Distribution

2. IC chips as current sink sources






# Pre-Layout and Compute Resonant Modes



Resonant Mode occur at 0.5364GHz



Compute the inherent resonant modes for this power/ground structure


$$\vec{E}(t) \approx e^{j\omega t}$$

$$\mathbf{S} = \omega_{\text{real}} + j\omega_{\text{imaginary}}$$


Re. Freq (GHz)	Im. Freq (GHz)	k	Wavelength (m)	Q
0.536438519	0.005363846	11.24292000	0.556857068	50.007525600
0.819592566	0.008195105	17.17739000	0.365762305	50.007506800
0.979597240	0.009794894	20.53084000	0.306036446	50.007492700
1.073016362	0.010729090	22.48876000	0.279392252	50.007502700
1.350412349	0.013502754	28.30259000	0.222000679	50.007570400
1.609871419	0.016097101	33.74041000	0.186221368	50.007509000
1.639590220	0.016394266	34.36327000	0.182845966	50.007491000
1.725228708	0.017250646	36.15812000	0.173769690	50.007257000
1.896779671	0.018967927	37.86738000	0.163929107	50.007417000

ORATION

# Resonant Modes and Surface Voltage




1.073GHz




1.639GHz


Board Center at Voltage peak/dip for these modes!




0.81GHz



0.97GHz




1.96GHz




0.536GHz


Board Center at Voltage node for these modes!



1.35GHz



1.72GHz



1.60GHz




## How to Place IC ?


In this case, we have IC chip which draw 2Amp at 0.2 ns.

If we plan to place this IC at the center of the board (5500,3600)mils.


According to the previous resonant modes surface voltage distribution and location of IC, we can easily predict that only 1.0730, 1.63959 and 1.9600 GHz resonant modes will be excited!



# Physical Probe Voltages Frequency Response when IC Chip Draw Current




**There is no resonance below 1GHz, when place IC on the center of the board.**



Place IC at (7000, 3600) will excite 0.53389 GHz resonant mode which not appear on center location

**Comparison of Voltage Frequency Response for IC at (5500,3600) and (7000,3600)mils location**



Excite more bounce at 0.53389GHz when compare to IC at the center of plane

# Answers for

**Q3 : How to select decoupling capacitors?**

**Q4 : How to place the decoupling capacitors ?**


**Q5 : How many decoupling capacitors are needed?**

**Q6 : What happen on Ground Bounce Voltage?**


## **Basic Concept :**

- 1. The Impedance of Plane due to different structures**
- 2. IC Power/Ground terminal pair as port**
- 3. The Target Impedance**
- 4. The Effect of Decoupling Capacitors on PDS**
- 5. The Non-Ideal Effect of Decoupling Capacitors**

# Basic Requirement : Target Impedance of PDS



1. The Impedance looks into PDS at the device should be kept low over a broad frequency range (from DC to several harmonics of clock frequency)!
2. The Desired Frequency Range and Impedance Value is called **Target Impedance**.
3. Target impedance goal is set with the help of allowable ripple on the power/ground plane over a specified frequency range.



# Target Impedance Calculation

$$Z_{Target} = \frac{(Power\_Supply\_Voltage) \times (Allowed\_Ripple)}{Current}$$

Example:




$$Z_{Target(3.3v)} = \frac{(3.3v) \times (5\%)}{2A} = 82.5m\Omega$$

*Target Impedance is the goal that designer should hit !!!*





# Low Plane Impedance will minimize Reflective SSN




$$V_L(t_0) = \frac{R_L}{R_L + Z_0} V_s$$


$$V^-(t_0) = V_s - V_L(t_0) = \frac{Z_0}{R_L + Z_0} V_s$$

If  $Z_0 \ll R_L$ , then  $V^-(t_0) \rightarrow 0$

# PDS components and their effective frequency range on target impedance



# Compute Bare Board S-, Y-, Z-Parameters





A HF decoupling capacitor before 236.9MHz


ORPORATION

# Bare Board parallel resonant frequencies from S Parameter

## Bare Board S-Parameter



# Impedance Comparison for IC at (5500,3600) and (7000,3600) mils






# Simulate the effect of dielectric thickness on Plane Impedance

60->40->20 mils

Increase capacitance, Decrease Inductance, Lower Impedance, Velocity does not change (No Resonance Shift)




More Thick

# Simulate the effect of dielectric constant<sup>20</sup>

Er 8.4->4.2->2.1

Increase capacitance, Same Inductance, Lower Impedance, Velocity change (Resonance shift)





# 4 Layers Power/Ground Planes Structure

p/g plane size 11x7.2 inches

(11000,7200) mils

## Compare Impedance for 2/4 layers

(0,0) mils




# Function of Decoupling Capacitors

1. **Supply current bursts for fast switching circuit (PDS issue)**
2. **Lowering the impedance of the power delivery system and preventing energy transference from one circuit to another (PDS issue)**
3. **Provide AC connection between power and ground planes for signal return current**
4. **Controlling EMI**




# The Non-Ideal Effect Analysis of De-Coupling Capacitor using Ansoft Full Wave Spice

## De-Coupling Capacitor Impedance for Different ESL






# ESR effect on Decoupling Capacitors




Effect of ESR

0 device(s) and 0 wire(s) selected. Snap to Both/Select Items

# Parallel Same Capacitance De-Coupling Capacitors Impedance



# Parallel Skew(different Capacitance) De-Coupling Capacitors Impedance 26




# Physical High Frequency Capacitors Characteristics


1. High frequency ceramic capacitors are an increasingly important part of the PDS.
2. Calculations for the number of capacitors necessary to maintain a target impedance are made in the frequency domain.
3. **NPO** capacitors have the **lowest ESR** and **best temperature and voltage properties**, but are **only available up to a few nF**.
4. **X7R** capacitors have reasonable voltage and temperature coefficients and are **available from several nF to several uF**.
5. **X5R** is **similar to X7R**, but with **reduced reliability** and are being **extended to 100uF**.
6. **Y5V** dielectric is used to achieve high capacitance values, but has **very poor voltage and temperature characteristics**.



# Calculate the required min. capacitance value at 1MHz



# Caparray\_1 and its impedance




**Siwave Simulation Caparray\_1**  
**Decaps Effect on Bare board**

**Place**  
**22xcap (1e-07F,0.2Ohm ,2e-09H)**  
**near the center of board (5500,3600)**


Name	Capacitance (F)	Parasitic Inductance (H)
C1	1E-007	2E-009
C2	1E-007	2E-009
C3	1E-007	2E-009
C4	1E-007	2E-009
C5	1E-007	2E-009
C6	1E-007	2E-009
C7	1E-007	2E-009
C8	1E-007	2E-009
C9	1E-007	2E-009
C10	1E-007	2E-009
C11	1E-007	2E-009
C12	1E-007	2E-009
C13	1E-007	2E-009

# Effect of caparray\_1 on board Impedance analysis





# Time Domain Power/Ground Bounce Waveform w/ Caparray\_1




**Power/Ground  
Bounce  
Waveform not  
within  
5%(3.3V)!!!  
Need More  
Decaps**

Add More Caps



Caparray\_2



# Add Caparray\_1 and \_2 decoupling capacitors

The screenshot shows the Altium Designer interface for a PCB design. The main workspace is dark, and a red dashed box highlights a specific location on the board. A cyan callout box with red text provides placement instructions. The Circuit Element Properties dialog box is open, showing the 'Capacitors' tab with a table of capacitor parameters.


CAPARRAY	C (F)	L (H)	R (Ohm)
C1-C22 (22ea)	1.00E-07	2.00E-09	0.2
C23-C44 (22ea)	1.00E-08	2.00E-09	0.2

**Place**  
**22xcap (1e-07F,0.2Ohm ,2e-09H)**  
**22xcap (1e-08F, 0.2Ohm, 2e-09H)**  
**near the center of board (5500,3600)**


The Circuit Element Properties dialog box shows the following table:

Name	Capacitance (F)	Parasitic Inductance (H)	Parasitic Resistance (Ohm)
C32	1E-008	2E-009	0.2
C33	1E-008	2E-009	0.2
C34	1E-008	2E-009	0.2
C35	1E-008	2E-009	0.2
C36	1E-008	2E-009	0.2
C37	1E-008	2E-009	0.2
C38	1E-008	2E-009	0.2
C39	1E-008	2E-009	0.2
C40	1E-008	2E-009	0.2
C41	1E-008	2E-009	0.2
C42	1E-008	2E-009	0.2
C43	1E-008	2E-009	0.2
C44	1E-008	2E-009	0.2

# Plane Impedance w/ Caparray\_1 and Caparray\_2




# Time Domain Power/Ground Bounce Waveform w/ Caparray\_1+\_2




Ground Bounce has been improved a lot!!!  
But, still doesn't meet the design goal

Add more Caps


Caparray\_3



# Add the caparray\_1+\_2+\_3



# Caparray\_1 vs Caparray\_1+\_2 vs Caparray\_1+\_2+\_3 Impedance



# Time Domain Power/Ground Bounce Waveform w/ Caparray\_1+\_2+\_3




Almost meet the design goal of Power Bounce.

Next Step

Export Entire Board's Full Wave Spice Model.






# Positions of the Decoupling Capacitors and IC




CAPARRAY	C (F)	L (H)	R (Ohm)
C1-C22 (22ea)	1.00E-07	2.00E-09	0.2
C23-C44 (22ea)	1.00E-08	2.00E-09	0.2
C45-C66 (22ea)	1.00E-09	1.00E-09	0.2

Power Supply Decap	C (F)	L (H)	R (Ohm)
C91	1.00E-04	5.00E-09	0.01
C92	2.70E-06	5.00E-09	0.01
C93	1.00E-07	1.00E-09	0.01
C94	1.00E-08	1.00E-09	0.01
C95	1.00E-09	1.00E-09	0.01
Decap54 (7086.6,5511.8)			
C96-C102	1.00E-07	2.00E-09	0.2
Decap64 (8661.4,5511.8)			
C103-C109	1.00E-07	2.00E-09	0.2

# Export Full-Wave-Spice-Model for PCB Plane



# Current sink and Power/Ground Bounce Voltage at IC(4,3)




A litte bit over spec. Need to add more decaps



Enhanced Decaps


# Schematic with Total decaps



The total Decaps be added in this PCB  
Decaparray\_1+\_2+\_3+enhanced decap\_gp

CAPARRAY	C (F)	L (H)	R (Ohm)
C1-C22 (22ea)	1.00E-07	2.00E-09	0.2
C23-C44 (22ea)	1.00E-08	2.00E-09	0.2
C45-C66 (22ea)	1.00E-09	1.00E-09	0.2
<b>DECAP_GP</b>			
C67-C78 (12ea)	1.00E-09	5.00E-10	0.2
C79-C80	2.50E-09	5.00E-10	0.2
C81-C82	5.00E-09	5.00E-10	0.2
C83-C84	1.00E-08	8.00E-10	0.2
C85-C86	2.50E-08	8.00E-10	0.2
C87-C88	5.00E-08	8.00E-10	0.2
C89-C90	1.00E-07	8.00E-10	0.2
<b>Power Supply Decap</b>			
C91	1.00E-04	5.00E-09	0.01
C92	2.70E-06	5.00E-09	0.01
C93	1.00E-07	1.00E-09	0.01
C94	1.00E-08	1.00E-09	0.01
C95	1.00E-09	1.00E-09	0.01
<b>Decap54 (7086.6,5511.8)</b>			
C96-C102	1.00E-07	2.00E-09	0.2
<b>Decap64 (8661.4,5511.8)</b>			
C103-C109	1.00E-07	2.00E-09	0.2

# IC(4,3) Impedance value for w/wo decap\_gp







# Current sink and Power/Ground Bounce Voltage on IC(4,3)

*Bingo!!!*



We meet the PI design goal.



# Power Integrity Design Flow using Full-Wave field solver (Ansoft **SIwave**)

## STEP1 : Resonant modes

- 1.1 Pre-layout PDS's power/ground plane structures(Layer stack-up, Materials,Shapes) to make the inherent natural resonant modes (usually first) not occur with the target impedance required band-width or in the higher band.
- 1.2 Preview the voltage distribution of the resonant mode, avoid to place ICs which draw large currents near the resonant' voltage peaks/dips. The reason is when the source is closer to the peaks/dips it is easier to excite the resonant modes.


## STEP2 : Frequency Sweep

### 2.1 Probe voltage

Replace the IC with current sources around their layout placement location, at the same time,put voltage probes on the desired locations to test that locations' voltage frequency response. In the voltage frequency response, the frequencies of voltage peaks will show which resonant mode has been excited.

### 2.2 Surface voltage

Based on the voltage peak frequencies, plot the surface voltage distribution on that frequency, place the required decoupling capacitor on the voltage peaks/dips location (how to place decoupling capacitors)





# Power Integrity Design Flow using Full-Wave field solver (Ansoft **Siwave**) cont'd

## STEP3 : S, Y, Z Parameters (include export Touchstone SNP file)

### 3.1 Compute/plot one port (IC location) Z parameter (usually log-log scale in Hz)

From the Z frequency response, figure out the required “total capacitance, parasitic inductance and ESR” which should be contributed by the physical capacitors (this will determine the required size of decoupling capacitors)

### 3.2 Use embedded Ansoft Full-Wave Spice to investigate the physical de-coupling capacitor effect (resonant, ESL and ESR, parallel skew etc.)

### 3.3 From the actual AC sweep response to select the required capacitors which should meet the total required “R/L/C value”

### 3.4 Place the capacitor on different locations to check the path inductance effect (this will determine the location of the de-coupling capacitors)

### 3.5 Use multi-ports Z parameter to check the trans-impedance

### 3.6 Use multi-ports S-parameters to investigate the signal transmission and coupling

## STEP4 : export Full-Wave SPICE model and Spice simulation





Use Spice (e.g. Ansoft Full-Wave Spice) to simulate the supply voltage fluctuation, simultaneously switching noise in time domain

# Examples Involving Measured Data


With Comparisons to **SIwave**




# HFSS vs. SIwave simulation




# CHTTL Test Board for mixed-signal design with a split power plane





# Four Layer PCB Power Integrity



Setup for 25 Decaps in Slwave




- Examine S21 for board with and without Decoupling Capacitors
- Compare Measurement data to Slwave data
- Four 0.000138" copper layers
- Three 0.04" FR-4 layers
- Ports and Capacitors between layers 2 and 4







# DC Power Bus




- Examine S21 for board with a shorting pin
- Compare Measurement data to Slwave data
- Two copper layers
- One 44 mil FR-4 layer
- Ports and Capacitors between layers 2 and 4



# Power Island with PEC Bridge



- Examine S21 for board with a square (3x3cm) power island
- Compare Measurement data to SIwave data
- Two copper layers
- One 45 mil FR-4 layer





# Conclusions

- The PI Flow to make the impedance of PDS meet the target impedance using Ansoft SIWave already been shown.
- This Flow can used in post layout analysis to get the optimum decoupling capacitors and save money.
- Meet the PI target will help to reduce the SSN and SI Issues.
- The approach of Lumped and T-cell no longer valid due to the wave effect dominant on higher-speed.
- Ansoft SIwave use Full-Wave EM Technology to take account the wave effect on PDS and meet the future high speed requirement.
- SIwave simulation agree with HFSS/Measurement .
- SIwave provides an fast and easy design/analysis flow to meet Power Integrity and prevent under/over design condition.

