



Discontinuity Regions in Package

- Channel: **bonding wire** → **PKG trace** → **via** → **solder ball** → **PCB trace**
- **PKG traces & PCB traces:** uniform transmission lines
- **Bonding wires, vias & solder balls:** **discontinuity regions** - bandwidths depend on the 3-D structure's design.




Problems by Power/Ground Noise


Logic Failure




Timing Delay, Skew



Active Device (IC)




Signal Traces




PCB or Module


Coupling to Signal Line



EMI




Power/Ground Noise Reduction Method




- Decoupling Capacitors → Low Impedance Current Path

IC-Package-PCB Design and Verification Flow


IC Design/Verification



Package Design/Verification




PCB Design/Verification




System Level IC-Package-PCB Co-simulation
Ansoft Designer

What is different between IC, PKG, and PCB





TYPE	H x V (mm)	P/G Height (mm)	Dielectric	Plane Capacitance
IC	2.4 x 2.4	0.00137	SiO ₂ (Er:4.0)	≈ 149pF
PKG	18 x 18	0.1	FR4 (Er:4.0)	≈ 115pF
PCB	80 x 50	1.0	FR4 (Er:4.0)	≈ 142pF

SIwave Simulation for Plane Capacitance



Test Board Design for Co-simulation



IC Design for On-chip De-cap Test

Chip layout for Verification

Hynix 0.25 μ m process

I/O voltage (V_G) : 3.3V

Gate length : 0.34 μ m (for I/O)


Gate Oxide (t_{ox}) : 71 \AA

V_T : 0.74V

R_{sheet} : 3.5 Ω/\square


Die Size : 2.4mm x 2.4mm

$$C_{\text{total}} = 778.14 \text{ pF}$$



Cell Define

Capacitor design Review




$$C_{ox} = \frac{\epsilon_{SiO_2} \epsilon_0}{t_{ox}} \times WL$$

$$R_g = R_{Sheet} \times \frac{W}{L}$$

$$R_{ch} = \frac{1}{\mu_n C_{ox, \text{unit area}} (V_G - V_T)} \times \frac{L}{W}$$

~KΩ/□




R_{ch} will be dominant unless W/L is big.

R_{sheet} : gate (ex. poly) sheet resistance
 μ_n : electron mobility ($\sim 300 \text{ cm}^2/\text{V}\cdot\text{s}$)
 V_G : gate bias voltage
 V_T : threshold voltage


참조 : 박현정 학생 석사 논문

Schematic with Virtuoso of Cadence

Inverter 100EA & Symbol




All Block Schematic





Layout with Virtuoso of Cadence

Inverter 100EA


1st Inverter 100EA



2nd Inverter 100EA




2.5V CMOS Inverter with 4 stage of 0.5u, 3x @200M




Package Design Process with Cadence Tool

- Allegro Design Entry CIS (schematic)
- Allegro PCB Editor (layout)






Schematic Symbol

Schematic Symbol Package Symbol Schematic Layout Manufacturing Verification Wirebonding




Package Symbol

Schematic Symbol → Package Symbol → Schematic → Layout → Manufacturing Verification → Wirebonding





Schematic

Schematic Symbol Package Symbol Schematic Layout Manufacturing Verification Wirebonding



Layout


Schematic Symbol → Package Symbol → Schematic → Layout → Manufacturing Verification → Wirebonding



Layout (Test Board-A)

Schematic Symbol → Package Symbol → Schematic → Layout → Manufacturing Verification → Wirebonding

Test board A






Test Board and Wire Bond

Schematic Symbol Package Symbol Schematic Layout Manufacturing Verification Wirebonding

Test board A

Wire length = 1.0 mm




PI analysis related to De-cap Value

◆ Test Condition


➤ Test Board A

- ✓ C25; 100pF, 1nF, 10nF, 100nF
- ✓ C1;1nF
- ✓ Bulk Cap;330uF
- ✓ DC: 3.3V
- ✓ Signal; 1 V, Tr 2.5nS, 50MHz Square Wave

➤ Probing Point (C22); Z plot




PI analysis related to De-cap Value






Simulation & Measurement Result

- ◆ Probing Point(C22); Z_{11} measurement vs Swave simulation



Time Domain Measurement vs Simulation

◆ Probing Point(C22)




PI analysis related to Number of Capacitor

◆ Test Condition


➤ Test Board A

- ✓ 10nF Cap; added to C23/C24/C25/C26/C27
- ✓ Bulk Cap; 330uF
- ✓ DC: 3.3V
- ✓ Signal; 1 V, Tr 2.5nS, 50MHz Square Wave

➤ Probing Point (C22); Z plot





PI analysis related to Number of Capacitor



Time Domain Measurement vs Simulation; at 50MHz

◆ C22 Probing Point



Time Domain Measurement vs Simulation; at 30MHz

◆ C22 Probing Point

