



*Inspiring Engineering*

**EMI Driven by PI**



**ANSOFT**  
A subsidiary of ANSYS, Inc.

- SI + PI = EMI
  - These disciplines are no longer independent of each other
- Fundamentals of EMI
  - Where does it come from and how is it minimized
  - Five Step EMC Design Flow
- Power Integrity design methodology to reduce EMI
  - Fundamentals of Power Integrity
  - Design Process to meet design specs in the Time and Frequency domain
- 2<sup>nd</sup> Presentation on EMI Driven by SI
  - Fundamentals of Signal Integrity
    - Crosstalk is the main contributor to EMI
  - Case studies that show perils of crosstalk in real world designs


# SI/PI/EMI Design Overview



of ANSYS, Inc.

Frequency Domain

Time Domain



Signal Integrity

EMI/EMC

- Common mode radiation
- Differential mode radiation

Power Integrity

Electromagnetic Interference

Pwr Noise

Signal

Power Integrity

- Switching Noise
- Impedance Profile
- Power/Gnd Plane Resonance
- Decoupling Capacitors

Signal Integrity


- Impedance
- Crosstalk
- Reflection
- Termination
- Dielectric Losses

*Inspiring Engineering*

© 2008 Ansoft, LLC All rights reserved.


Ansoft, LLC Proprietary

# Three Basic Elements of EMC



# Loop Mode & Common Mode Noise


A PC Board & Cables



A Driver & Receiver

A victim device

Loop mode current




by AC Analysis of Q3D Extractor

Differential mode current flows --- Loop  
Common mode current flows --- Open

We can see Common mode current is more serious than Normal mode.

Common mode current



# Antenna theory

- A Differential mode current flow → Loop antenna theory
- A Common mode current flow → Dipole antenna theory

$$E = \frac{131.6 \times 10^{-16} (f^2 AI) \sin \theta}{r}$$




Illustration of a loop antenna

$$E = \frac{4\pi \times 10^{-7} (fIl) \sin \theta}{r}$$




Illustration of a dipole antenna

FCC B level Mag. E limit :40dBuV/m @ 3m  
Mag. E( Loop antenna) : 20mA  
Mag. E( Dipole antenna) : 8uA

## Impedance Analysis

Resonance Analysis


Signal Extraction

Emissions Analysis

Enclosure Simulation

Planes deliver power to ICs and return path for signal

Ensure that Plane impedance is smooth and low over broad frequency range



# EMC Design Flow

Impedance Analysis

Resonances indicate areas of high impedance and EMI potential


Resonance Analysis

Ensure power planes do not resonant in critical locations

Signal Extraction

Emissions Analysis

Enclosure Simulation





# EMC Design Flow



A subsidiary of ANSYS, Inc.


Impedance Analysis

Resonance Analysis

Signal Extraction

Emissions Analysis

Enclosure Simulation



If signal is not at the receiver, it went somewhere else

Ensure clean signal transmission and good return path for critical nets

# EMC Design Flow


Impedance Analysis

Resonance Analysis

Signal Extraction

Emissions Analysis

Enclosure Simulation



Non-ideal planes and tight routing can lead to unintentional signals

Ensure there are no unintentional radiators

# EMC Design Flow


Impedance Analysis

Resonance Analysis

Signal Extraction

Emissions Analysis

Enclosure Simulation




Real enclosures are non-ideal and  
can pass radiation

Ensure minimal radiation from PCB  
escapes the chassis holes

# PI Methodology



A subsidiary of ANSYS, Inc.



*Inspiring Engineering*

© 2008 Ansoft, LLC All rights reserved.


Ansoft, LLC Proprietary

# Power Integrity – A Case Study




- Active devices require clean power to operate correctly
- Power distribution system (PDS) design engineers must ensure that all parts receive voltage between certain limits and that noise is kept sufficiently low
- Today's designs with many separate power domains of high current and low voltage devices complicate power integrity analysis

# Board Imported from Layout




Measuring  
impedance at  
the six VCC  
pins on U41

# PDS Design Flow



# Frequency Domain PDS Targets








# Defining the Target Impedance

- To define the target impedance we need to consider two factors:
  - Peak current
    - Determines maximum impedance
  - Spectral power
    - Determines cutoff frequency

## VRM

### Package Model



### Driver

# Peak Current

- Peak driver current  
37.87 mA
- Example:
  - Six drivers and 0.18 V  
maximum voltage swing:





$$\frac{0.18 \text{ V}}{6(37.87 \text{ mA})} = 800 \text{ m}\Omega$$



# Driver Spectrum




A subsidiary of ANSYS, Inc.



Inspiring Engineering

# Power Integrity Investigation

Added two bulk  
47  $\mu$ F capacitors  
as specified by  
VRM  
manufacturer




# Bare Board vs. Bulk Capacitors

29 Apr 2008


Ansoft Corporation  
U41 Impedance  
power\_integrity

10:12:06




Target impedance 800 mOhm to 667 MHz



Bare Board  
Board w/  
Bulk Caps



# Time Domain Schematic






800 Mbps data rate

DDR2 IBIS driver into ideal termination used as load for PDS

Package decoupling modeled using a capacitor w/ ESR, ESL

# Switching Power Noise




XY: 2.060 2.405	X1= 0.25	X2= 0.40	X3= 0.80	X4= 1.60
	Y1= 54.95	Y2= 75.19	Y3= 43.44	Y4= 55.31

# Choosing a Decoupling Capacitor



A subsidiary of ANSYS, Inc.

- To reduce the effect of a resonance, choose a capacitor with a low impedance at the resonant frequency






# Bulk vs. HF Capacitors 1

29 Apr 2008

Ansoft Corporation  
U41 Impedance  
power\_integrity


10:14:54

Target impedance 800 mOhm to 667 MHz






Board w/  
Bulk Caps  
Board w/  
HF Caps 1

No Resonance @ 50 MHz





# Switching Power Noise



# Extending Low Impedance

- 10 1.2 nF capacitors were added across the board to extend minimum high-frequency impedance
- 1.2 nF capacitor was chosen due to low impedance at 200 MHz
- 4 of these were located near U41




# HF 1 vs. HF 2

29 Apr 2008


Ansoft Corporation  
U41 Impedance  
power\_integrity

10:17:25



Target impedance 800 mOhm to 667 MHz



Board w/  
HF Caps 1  
Board w/  
HF Caps 2





# Switching Power Noise



# Removing a Resonance

- Six 8 nF capacitors were added near U41 to cancel resonance at 80 MHz



# HF 2 vs. HF 3



A subsidiary of ANSYS, Inc.



29 Apr 2008

Ansoft Corporation  
U41 Impedance  
power\_integrity

10:19:32

Target impedance 800 mOhm to 667 MHz

Board w/  
HF Caps 2  
Board w/  
HF Caps 3





Inspiring Engineering

© 2008 Ansoft, LLC All rights reserved.

Ansoft, LLC Proprietary

# Switching Power Noise






# Buried Capacitance



- Due to parasitic inductance it is impossible to decouple the board with capacitors at frequencies greater than a few hundred MHz
- Using a thinner dielectric layer between power and ground planes introduces additional capacitance and reduces high frequency impedance

Capacitance of parallel plates:




$$C = \epsilon \frac{A}{d}$$



# HF 3 vs. Buried Capacitance



# Switching Power Noise



# Conclusions



- SI / PI / EMI are all based on the same electromagnetic fundamentals and cannot be separated
- Impedance and resonant mode simulations connect the frequency domain to the spatial domain and allow selection of capacitor value and placement
- *Frequency domain* extractions are useful for quickly optimizing PDS designs, but *time domain* simulations are necessary to ensure compliance with device specs
- Using a single design environment can help reuse the same models for SI/PI/EMI simulations

# Any Questions?