



- Background
- Silicon Modeling
- Channel Modeling & Verification
- Platform Analysis and Design
- Summary



## Mobile Memory Platform

Processor chip communicates with LPDDR3 memory chip assembled on a printed circuit board



Typical high-speed & lower-power mobile memory platform

□ In order to accurately characterize the platform, all components have to be considered



LPDDR3 mobile platform analysis block where data is written

DESIGNCON<sup>®</sup> 2013



### **Silicon Modeling**

Macro Model for Output Buffer

- > An alternative method is to use behavioral macromodel
  - Extracted from Tr-level model
  - Achieve less simulation time & acceptable accuracy



Time-domain voltage waveform at signal pad



Time-domain voltage waveform at power pad

DESIGNCON<sup>®</sup> 2013



### **Silicon Modeling**

On-Die P/G Modeling

Method I: Compact model extraction from the detailed RC model

- The detailed RC model is available, however
  - Too large to be suitable for channel analysis
  - A typical model with the size of ~100MB and 0.5M MOS transistors
  - > Compact model is feasible to speeds up channel simulation
- On-die P/G grid behavior together with on-die decap



- Its variation is small, less than 4% when power supply changes from 0.9V to 1.5V.
- On-die P/G grid has significant capacitive parasitics
- It is approximately voltage-independent
- It is freq-dependent due to RC parasitics







DESIGNCON<sup>®</sup> 2013



- **Combined Power/Signal Analysis**
- PDN Analysis and Design
- Signal Analysis and Design

DESIGNCON 2013



- - PDN is simulated separately from signal paths to speed up the modeling ۶
  - ۶ Signal paths are simulated together with PDN to capture their coupling



- Conclusions
  - The separate model can be safely used at initial design/optimization stages if only weak coupling exists to achieve the efficiency
  - > At final verification, the combined PSI model needs replace it to achieve high verification accuracy.





Noise coupling between PDN system

- > A determining factor in some design
- Transfer impedance indicates that HF noise is more easily coupled each other
- Two ways in noise coupling from PDN to signal
  - Power rail's fluctuation changes power supply to IO buffers, which translates into signal noise
    - Solution
      - Stable power supply through well-design PDN with good decoupling solution
      - Transmitter insensitive to power fluctuation
  - PDN noise is coupled into signal path through channel coupling
    - ✓ Transfer impedance is a good indicator

#### Conclusion

The combined modeling is necessary at LPDDR3 & beyond



Transfer impedance from one PDN to the other



Far-end power-to-signal transfer impedance

Signal design

 $\geq$ 

- Impedance control for transmission line
- Signal path transition design
- Signal isolation
- Signal via is more capacitive
  - Via structure is largely determined by fabrication process
    - Parameters used for via optimization
      - Pad/antipad size
      - Via number
      - Via spacing with power/ground vias
  - Stacking via has better performance than staggered one, but higher cost
  - Plating through hole
    - Pad removal in intermediate layers is desirable for capacitive reduction
    - o Long stub has negative impact
- Bonding wire is inductive
  - Bonding wire design
    - Minimize its length
    - Lower wire profile
    - Routes it together with P/G bonding wires







- IO buffers at both sides of channel have global ground node
  - > A sneaking path is formed
- If partial RLC-based model is used in channel simulation, the sneaking path by-passes its non-ideal ground
- Lt is necessary to have common ground reference for the models
  - Solution: new behavioral models with common reference node
  - Case demonstration
    - Partial RLC model only for chip's redistribution layer as case study
    - By-passing effect underestimates the noise



Time-domain voltage waveform on signal pad of a receiver

#### DESIGNCON 2013

#### **Platform Analysis and Design** Critical signal & related PDN identification Channel analysis and design chart Use design guidelines for initial design ¥ PSI design guideline Need collaborations from multiple parties ¥ Brd/pkg design in Methodology verification is critical ion w/ chip des ¥ Keep the followings in mind during design Correlate with test data Model extraction (brd, pkg chip P/G & IO) for extraction method verification Weakness identification & o Routability improvement guide for PSI design at all levels ¥ Output buffer data pattern for channel simulation Cost for design improvement Ŧ Design/redesign time Meet specification? o Impacts of design improvement to others cle fabricati Need trade-off test & correlation Final verification flowchart of high-speed mobile channel analysis and design Mobile LPDDR3 channel Eye-diagram is shown left The correlation is future work

Eye diagram of one byte in LPDDR3 mobile channel simulation







Thank you Q&A